• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    The invention relates to a method of producing a thin layer of semiconductor material including: a step of implanting ions through a flat face (2) of a semiconductor wafer in order to create a layer of microcavities, the ion dose being within a specific range in order to avoid the formation of blisters on the flat face, a thermal treatment step in order to achieve coalescence of the microcavities possibly, a step of creating at least one electronic component (5) in the thin layer (6), a separation step of separating the thin layer (6) from the rest (7) of the wafer.
    公开号:US20010007789A1
    申请号:US09/777,516
    申请日:2001-02-06
    公开日:2001-07-12
    发明作者:Bernard Aspar；Michel Bruel；Thierry Poumeyrol
    申请人:Bernard Aspar；Michel Bruel；Thierry Poumeyrol；
    IPC主号:G03F7-70541
    专利说明:
    [0001] This invention relates to a method of producing a thin layer of semiconductor material. The thin layer produced can possibly be provided with electronic components. [0001]
    [0002] The invention permits the production of thin layers of either monocrystalline or polycrystalline or even amorphous semiconductor and, for example the production of substrates of the Silicon on Insulator type or the production of self-supporting thin layers of monocrystalline semiconductor. Electronic circuits and/or microstructures can be either completely or in part created in these layers or in these substrates. [0002]
    [0003] It is known that implanting ions of a rare gas or of hydrogen in a semiconductor material induces the formation of microcavities at a depth proximate to the mean penetration depth of the ions. The document FR-A-2 681 472 discloses a method which uses this property in order to obtain a thin film of semiconductor. This method consists of subjecting a wafer of the desired semiconductor material that includes a flat face, to the following steps: [0003]
    [0004] a first implantation step by bombarding the flat face of the wafer with ions creating, within the volume of the wafer and at a depth proximate to the penetration depth of the ions, a layer of microcavities separating the wafer into a lower region constituting the mass of the substrate and an upper region constituting the thin film, the ions being chosen from among the ions of rare gases or of hydrogen gas and the temperature of the wafer being maintained below the temperature at which the implanted ions can escape from the semiconductor by diffusion [0004]
    [0005] a second step of bringing the flat face of the wafer into close contact with a support made up of at least one layer of rigid material. This close contact may be created, for example using an adhesive substance, or by the effect of a preliminary preparation of the surfaces and possibly a thermal and/or electrostatic treatment in order to promote interatomic bonding between the support and the wafer; [0005]
    [0006] a third step of thermal treatment of the wafer-support assembly at a temperature greater than the temperature at which the implantation was carried out and sufficient to create, through a crystal rearrangement effect in the wafer and through the pressure of the microcavities, a separation between the thin film and the mass of the substrate. This temperature is, for example 500°C. for silicon. [0006]
    [0007] This implantation is capable of creating a layer of gaseous microbubbles. This layer of microbubbles thus created within the volume of the wafer; at a depth proximate to the mean penetration depth of the ions demarcates, within the volume of the wafer, two regions separated by this layer one region intended to constitute the thin film and one region forming the rest of the substrate. [0007]
    [0008] According to the implantation conditions, after implantation of a gas, such as, for example hydrogen, cavities or microbubbles may or may not be observable by transmission electronic microscopy. In the case of silicon, it can be obtained microcavities, the size of which can vary from a few nm to several hundreds of nm. Hence, particularly when the implantation temperature is low, these cavities are only observable during the thermal treatment stage, a step during which nucleation is brought about in order to end up with the coalescence of the microcavities at the end of the thermal treatment. [0008]
    [0009] The method described in the document FR-A-2 681 472 does not allow the production of electronic circuits in or at the surface of the flat face of the wafer after the ion implantation step. Indeed, the creation of such circuits implies the carrying out of certain classic micro-electronics operations (diffusion annealing, deposition etc.) that require thermal treatment stages (typically from 400°C. to 700°C.) according to the steps for silicon. At these temperatures, blisters form on the surface of the flat face of the implanted wafer. By way of example, for an implantation of hydrogen ions at a dose of 5.10[0009] 16 protons/cm2 and at 100 keV energy in a silicon wafer, a thermal treatment carried out at 500°C. for 30 min. leads to degradation of 50% of the surface of the flat face of the wafer, this degradation resulting in the appearance of blisters and to their bursting. It is then no longer possible to properly ensure that the flat face of the wafer is brought into close contact with the support (which will be called the applicator in the subsequent description) so as to detach the semiconductor layer from the rest of the wafer.
    [0010] This phenomenon of the formation of blisters and craters in the surface of a silicon wafer implanted with hydrogen ions after annealing has been discussed in the article “Investigation of the bubble formation mechanism in a-Si:H films by Fourier-transform infrared microspectroscopy” by Y. Mishima and T. Yagishita, that appeared in the J. Appl. Phys. 64 (8), Oct. 15, 1988, pages [0010] 3972-3974.
    [0011] This invention has been conceived in order to improve the method described in the document FR-A-2 681 472. After a step of ion implantation within a range or appropriate doses and before the separation step, it allows to carry out a thermal treatment of the part of the wafer corresponding to the future thin layer, in particular between 400°C. and 700°C. for silicon, without degrading the surface condition of the flat face of the wafer and without separation of the thin layer. This intermediate thermal treatment can form part of the operations for developing electronic components or can be applied for other reasons. [0011]
    [0012] The invention is also applicable in the case where the thickness of the thin layer is sufficient to confer good mechanical characteristics on it, in which case it is not necessary to use an applicator in order to achieve the separation of the thin layer from the rest of the wafer, but where it is desired, despite everything, to avoid surface defects in the flat face. [0012]
    [0013] Therefore an objective of the invention is a method of production of a thin layer of semiconductor material from a wafer of said material having a flat face, including an ion implantation step consisting of bombarding said flat face with ions chosen from among the ions of rare gases or of hydrogen, at a specific temperature and a specific dose in order to create, in a plane called a reference plane and situated at a depth proximate to the mean depth of penetration of the ions, microcavities, the method also including a subsequent thermal treatment step at a temperature sufficient to achieve separation of the wafer into two parts, across the reference plane, the Dart situated on the side of the flat face constituting the thin layer, characterised in that: [0013]
    [0014] the ion implantation step is carried out with an ion dose between a minimum dose and a maximum dose, the minimum dose being that from which there will be sufficient creation of microcavities to obtain the embrittlement of the wafer along the reference plane, the maximum dose, or critical dose being that above which, during the thermal treatment step, there is separation of the wafer, [0014]
    [0015] a separation step of separating the wafer into two parts, across the reference plane, is provided after or during the thermal treatment step, this separation step comprising the application of mechanical forces between the two parts of the wafer. [0015]
    [0016] These mechanical forces can be tensile forces, shear forces or bending forces applied alone or in combination. [0016]
    [0017] In the application, by microcavities, one understands cavities that can be of any form; for example, the cavities can be of a flat shape, that is to say of small height (a few interatomic distances) or of substantially spherical shape or any other different shape. These cavities can contain a free gaseous phase and/or atoms of gas arising from the implanted ions fixed to atoms of the material forming the walls of the cavities. In Anglo-Saxon terminology, these cavities are generally called “platelets”, “microblisters” or even “bubbles”. [0017]
    [0018] The thermal treatment carried out with the purpose of achieving separation of the thin layer from the rest of the wafer, allows the microcavities to be brought to a stable state. Indeed, under the effect of temperature, the microcavities coalesce to reach a final definitive condition. Hence, the temperature is chosen in such a way that this condition is obtained. [0018]
    [0019] According to document FR-A-2 681 472, the doses implanted are such that, under the effect of the thermal treatment, a layer of microcavities is obtained that allows the separation to be achieved directly. [0019]
    [0020] According to this invention, the doses implanted are insufficient to achieve a separation during the thermal treatment, the doses implanted only allow an embrittlement of the wafer at the reference plane, the separation requires an extra step of applying mechanical forces. Furthermore, the critical dose, as defined in the invention, is less than the dose at which during the ion implantation and thermal treatment steps, there is blister formation on the flat face of the wafer. The problem of blisters does not therefore arise in the invention. [0020]
    [0021] The method according to the invention can include, between the thermal treatment step and the separation step, a step consisting of producing all or part of at least one electronic component in the part of the wafer before forming the thin layer. [0021]
    [0022] If the production of this electronic component requires phases of heat treatment, these are preferably carried out at a temperature below that of the thermal treatment. [0022]
    [0023] If needed, just before the separation step, an extra step is provided, consisting of bringing said wafer, on the side of said flat face, into close contact with and rigidly fixing it to a support through which mechanical forces such as tensile and/or shearing forces will be applied. [0023]
    [0024] This support can be a flexible support, for example a sheet of Kapton®. It can also be a rigid support such as a wafer of oxidised silicon. [0024]
    [0025] The invention will be better understood and other advantages and features will become apparent on reading the description that follows, giving by way of a non-limitative example, in which: [0025]
    [0026] FIG. 1 represents diagrammatically a wafer of semiconductor material, one face of which is being subjected to ion bombardment in application of the method according to this invention, [0026]
    [0027] FIG. 2 represents diagrammatically the preceding wafer, at the end of the thermal treatment step intended to cause the microcavities to coalesce, according to this invention, [0027]
    [0028] FIG. 3 represents diagrammatically the preceding wafer, after formation of electronic components in the part corresponding to the desired thin layer, [0028]
    [0029] FIG. 4 represents diagrammatically the step of separating the preceding wafer into two parts, in accordance with this invention. [0029]
    [0030] An important feature of this invention lies in the implantation of hydrogen or rare gas ions at a dose less than or equal to the dose above which there would be separation during the thermal treatment. The dose used is such that it permits embrittlement of the material at a depth R[0030] p corresponding to the mean distance travelled by the ions in the material, but the wafer remains sufficiently mechanically resistant to support all the thermal treatment steps necessary to produce the electronic circuits. In other terms, the implanted wafer has, in the area of the microcavities, solid bridges linking the part of the wafer designed to form the thin layer and the remaining part of the wafer.
    [0031] The description is now going to be directed to the production of a thin layer of semiconductor material from a thick substrate having a flat face. The starting substrate may or may not be covered on this flat face with one or several layers of materials, such as, for example, encapsulating materials such as a dielectric. [0031]
    [0032] FIG. 1 illustrates the ion implantation step of a wafer [0032] 1 of semiconductor material. The flat face 2 of the wafer receives the ionic bombardment represented by arrows. In the case where the flat face 2 of the wafer is covered with one or several non-semiconductor materials, the energy of the ions is chosen to be sufficient for them to penetrate into the mass of semiconductor material.
    [0033] If the case arises, the thickness of the implanted semiconductor material must be such that all or part of electronic components and/or microstructures can be produced in the thin layer. By way of example, the mean penetration of hydrogen ions is 2 μm at 200 keV in silicon. [0033]
    [0034] The ion implantation of these types of ions into the semiconductor substrate creates, at a depth proximate to the depth corresponding to the mean distance R travelled by the ions along a perpendicular to the flat face, an area [0034] 3 with a high concentration of atoms giving rise to microcavities. For example, the maximum concentration of hydrogen is 1021 H−/cm3 for an implantation dose of 2.1016 H+/cm2 at 100 keV. This ion implantation step must be carried out at a temperature such that the implanted gas ions do not diffuse any great distance as the implantation step goes along. This would interfere with or ruin the formation of microcavities. For example, in the case of an implantation of hydrogen ions in silicon, the implantation will be carried out at a temperature below 350°C.
    [0035] The implantation dose (number of ions received per unit surface area during the implantation period) is chosen in such a way that the dose is less than or equal to a dose, called the critical dose, such that, above this critical dose, during the subsequent thermal treatment step, there is separation of the thin layer from the rest of the wafer. In the case of implantation of hydrogen ions, this critical dose is of the order of 4.10[0035] 16 H+/cm2 for an energy of 160 keV.
    [0036] The implantation dose is also chosen to be greater than a minimum dose from which during the subsequent thermal treatment step, the formation of microcavities and the interaction between them is sufficient, that is to say it permits the embrittlement of the implanted material in the area of the microcavities [0036] 3. This means that solid bridges of semiconductor material still exist between the microcavities. In the case of an implantation of ions of hydrogen gas into a silicon substrate, this minimum dose is of the order of 1.1016/cm2 at an energy of 100 keV.
    [0037] The following step of the method according to the invention consists of a thermal treatment of the wafer at a temperature that is sufficient to allow coalescence of the microcavities along the reference plane. In the case of an implantation, at a temperature below 350°C., of ions of hydrogen gas into a silicon substrate and a dose of 3.10[0037] 15 H+/cm2 at an energy of 100 keV, after a thermal treatment of thirty minutes at 550°C., it is observed by transmission electronic microscopy in section, cavities of height equal to a few fractions of nanometers and with an extension, along the reference plane of several nanometers or indeed several tens of nanometers. This thermal treatment permits, at the same time, the precipitation and then stabilisation of the atoms of implanted gas in the form of microcavities.
    [0038] The microcavities [0038] 4 (see FIG. 2) occupy, along the reference plane, a surface area approximately equal to the surface area implanted. The cavities are not situated exactly in the same plane. They are in planes parallel to the reference plane, some nanometers or tens of nanometers from this reference plane. For this reason, the upper part of the substrate situated between the reference plane and the flat face 2 is not totally separated from the body of the substrate, the body of the substrate being defined as the rest of the substrate between the reference plane and the faces of the substrate other than the flat face. The remaining bonds are sufficiently strong to support the steps of manipulation and of annealing brought about by the technological steps taken in the creation of the integrated circuits. However, the bond between the upper part and the mass of the substrate is very much weakened since this bond is only made through bridges of semiconductor material situated between the cavities.
    [0039] All or a part of electronic components, circuits and microstructures can then be created on the flat face [0039] 2 (at the surface or under the surface)
    [0040] The ion implantation energy of the hydrogen or rare gas ions in the first step has been chosen in such a way that the depth of the area of microcavities is sufficient for it not to be disturbed by the creation of components, electronic circuits and/or microstructures during this step. Furthermore, the whole of the thermal annealing operations that the development of electronic circuits or microstructures requires, is chosen in such a way that possible diffusion of the implanted ions is minimised. For example, in the case of a wafer of monocrystalline silicon, the maximum temperature of the various phases of the method will be limited to 900°C. [0040]
    [0041] FIG. 3 illustrates the case where several electronic components, reference number [0041] 5, have been developed on the flat face 2 and in the part of the wafer intended to form the thin layer.
    [0042] The separation step then follows. It consists of applying separating mechanical forces, for example, tensile forces between the parts of the wafer or substrate situated on each side of the reference plane in a manner that fractures the remaining solid bridges. This operation allows to obtain the thin layer of semiconductor material fitted with electronic components in the case described. FIG. 4 illustrates this separation step in the course of which the thin layer [0042] 6 is separated from the remaining mass 7 of the substrate by the action of forces acting in the opposite direction and represented by the arrows.
    [0043] Experience shows that the tensile stress necessary to separate the upper part of the body of the substrate is low particularly when a shearing stress is applied between the upper part and the body of the substrate, that is to say when the stresses applied have a component applied along the reference plane. This is simply explained by the fact that the shear stress promotes the propagation of fractures and cavities within the reference plane. [0043]
    [0044] The upper part of the substrate, being by nature thin, the tensile stress and/or the shear stress cannot in most cases be comfortably applied directly to it. It is then preferable, before the separation step, to make the wafer, via its flat face [0044] 2, integral with a support or applicator through which the mechanical forces will be applied to the upper part of the wafer. This applicator is represented in FIG. 4 under reference number 8.
    [0045] The applicator can be a rigid or a flexible support. By the term rigidly fixing the applicator onto the wafer, one understands here any sticking operation or operation of preparing the surfaces and bringing them into contact that allows sufficient bonding energy to be provided between the applicator and the flat face of the wafer to resist the tensile and/or shear and/or bending process(es) of the separation step. [0045]
    [0046] The applicator can be, for example, a sheet of plastic material such as Kapton® which has been made adherent to the flat face of the substrate. In this example, after application of the method according to the invention, a thin layer of monocrystalline semiconductor on a sheet of Kapton® is obtained. [0046]
    [0047] So as to properly transmit the stresses to the whole of the upper thin layer, the circuits created in and at the surface of the upper layer can have been covered with a protective layer, possibly making it flat, during the step of developing the electronic components. The applicator is then rigidly fixed to the upper thin layer of the wafer through this protective layer. [0047]
    [0048] The applicator may also be a rigid support, for example a silicon wafer, the surface of which has been covered with a dielectric layer. An appropriate physico-chemical treatment is, for example, carried out on the flat face of the wafer and/or the surface of the applicator (carrying a dielectric layer or not) so that bringing them into contact, possibly associated with a heat treatment, rigidly fixes the flat face of the wafer and the applicator together. [0048]
    [0049] In the case mentioned as an example where the applicator is a silicon wafer carrying a layer of oxide on its surface and where the semiconductor substrate is a wafer of monocrystalline silicon, after application of the method according to the invention, a wafer of silicon on insulator is obtained where the surface layer of silicon is the fine layer provided by the upper part of the substrate. [0049]
    [0050] Furthermore, after separation of the thin layer from the rest of the wafer, the free face of this layer can allow the further repeat use of a substrate that can be fitted with electronic components produced completely or partially on the substrate. Such a stacking allows a “three dimensional” assembly of electronic circuits, the stiffener itself possibly including electronic components. [0050]
    权利要求:
    Claims (12)
    [1" id="US-20010007789-A1-CLM-00001] 1. A method of producing a thin layer of semiconductor material from a wafer of said material having a flat face, including an ion implantation step consisting of bombarding said flat face with ions chosen from among the ions of rare gases or of hydrogen, at a specific temperature and a specific dose in order to create, in a plane called a reference plane and situated at a depth proximate to the mean depth of penetration of the ions, microcavities, the method also including a subsequent thermal treatment step at a temperature sufficient to achieve separation of the wafer into two parts, across the reference plane, the part situated on the side of the flat face constituting the thin layer, in which
    the ion implantation step is carried out with an ion dose between a minimum dose and a maximum dose, the minimum dose being that from which there will be sufficient creation of microcavities to obtain the embrittlement of the wafer along the reference plane, the maximum dose, or critical dose being that above which, during the thermal treatment, there is separation of the wafer,
    a separation step of the wafer into two parts, across the reference plane, is provided after or during the thermal treatment step, this separation step comprising the application of mechanical Forces between the two parts of the wafer.
    [2" id="US-20010007789-A1-CLM-00002] 2. A method according to
    claim 1 , comprising, between the thermal treatment step and the separation step, a step consisting of producing all or part of at least one electronic component in the part of the wafer before forming the thin layer.
    [3" id="US-20010007789-A1-CLM-00003] 3. A method according to
    claim 2 in which, the production of said electronic component, requiring thermal treatment phases, these are carried out at a temperature below that of the thermal treatment.
    [4" id="US-20010007789-A1-CLM-00004] 4. A method according to
    claim 1 , in which, just before the separation step, an extra step is provided that consists of said wafer, on the side of the flat face, being brought into close contact with and being rigidly fixed to, a support through which the mechanical forces will be applied.
    [5" id="US-20010007789-A1-CLM-00005] 5. A method according to
    claim 4 , in which said support is a flexible support.
    [6" id="US-20010007789-A1-CLM-00006] 6. A method according to
    claim 5 , in which said flexible support is a sheet of Kapton®.
    [7" id="US-20010007789-A1-CLM-00007] 7. A method according to
    claim 4 in which said support is a rigid support.
    [8" id="US-20010007789-A1-CLM-00008] 8. A method according to
    claim 7 , in which said rigid support is a wafer of oxidised silicon.
    [9" id="US-20010007789-A1-CLM-00009] 9. A method according to
    claim 1 , in which said wafer of semiconductor material is made of monocrystalline silicon.
    [10" id="US-20010007789-A1-CLM-00010] 10. A method according to
    claim 1 , in which said wafer of semiconductor material is covered on the side of the flat face, with a layer of non-semiconductor material.
    [11" id="US-20010007789-A1-CLM-00011] 11. A method according to
    claim 10 , in which the non-semiconductor material is a dielectric material.
    [12" id="US-20010007789-A1-CLM-00012] 12. A method according to any one of the preceding claims, in which the mechanical forces applied at the time of the separation step are tensile forces and/or shear forces and/or bending forces.
    类似技术:
    公开号 | 公开日 | 专利标题
    US8101503B2|2012-01-24|Method of producing a thin layer of semiconductor material
    US7029548B2|2006-04-18|Method for cutting a block of material and forming a thin film
    US6544862B1|2003-04-08|Particle distribution method and resulting structure for a layer transfer process
    KR100745700B1|2007-08-02|Method for making a thin film using pressurisation
    US6756285B1|2004-06-29|Multilayer structure with controlled internal stresses and making same
    JP4369040B2|2009-11-18|Method for producing a thin film made of a solid material
    US6291326B1|2001-09-18|Pre-semiconductor process implant and post-process film separation
    US6756286B1|2004-06-29|Method for transferring a thin film comprising a step of generating inclusions
    JP2001503568A|2001-03-13|Thin layer formed on substrate and method of manufacturing the same
    US6429104B1|2002-08-06|Method for forming cavities in a semiconductor substrate by implanting atoms
    KR100400684B1|2004-01-14|Manufacturing method of semiconductor material thin film
    US7498245B2|2009-03-03|Embrittled substrate and method for making same
    US7238598B2|2007-07-03|Formation of a semiconductor substrate that may be dismantled and obtaining a semiconductor element
    US7615463B2|2009-11-10|Method for making thin layers containing microcomponents
    US20080064182A1|2008-03-13|Process for high temperature layer transfer
    JP2003506892A|2003-02-18|Method for transferring thin layers with excessive weakening steps
    US20070212852A1|2007-09-13|Method of fabricating a thin film
    JPH1041242A|1998-02-13|Manufacturing method of semiconductor film esp. involving electronic components
    Bruel1999|Separation of silicon wafers by the smart-cut method
    WO2009089969A1|2009-07-23|Layer transfer with reduction of post-fracture roughness
    同族专利:
    公开号 | 公开日
    EP0807970B1|2008-04-02|
    US8101503B2|2012-01-24|
    JP4220332B2|2009-02-04|
    JP2004048038A|2004-02-12|
    US6225192B1|2001-05-01|
    MY125679A|2006-08-30|
    FR2748851B1|1998-08-07|
    DE69738608D1|2008-05-15|
    US6020252A|2000-02-01|
    TW366527B|1999-08-11|
    US20060115961A1|2006-06-01|
    US20040166651A1|2004-08-26|
    EP1768176A2|2007-03-28|
    EP1768176A3|2007-04-04|
    US7498234B2|2009-03-03|
    KR100704107B1|2007-07-06|
    US7067396B2|2006-06-27|
    SG52966A1|1998-09-28|
    KR970077700A|1997-12-12|
    US6809009B2|2004-10-26|
    US20120133028A1|2012-05-31|
    FR2748851A1|1997-11-21|
    DE69738608T2|2009-04-30|
    JPH1050628A|1998-02-20|
    JP3517080B2|2004-04-05|
    EP0807970A1|1997-11-19|
    US20090130392A1|2009-05-21|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US5374564A|1991-09-18|1994-12-20|Commissariat A L'energie Atomique|Process for the production of thin semiconductor material films|
    US5494835A|1993-12-23|1996-02-27|Commissariat A L'energie Atomique|Process for the production of a relief structure on a semiconductor material support|
    US5804086A|1994-01-26|1998-09-08|Commissariat A L'energie Atomique|Structure having cavities and process for producing such a structure|
    US5863830A|1994-09-22|1999-01-26|Commissariat A L'energie Atomique|Process for the production of a structure having a thin semiconductor film on a substrate|
    US5714395A|1995-09-13|1998-02-03|Commissariat A L'energie Atomique|Process for the manufacture of thin films of semiconductor material|
    US5993677A|1996-01-25|1999-11-30|Commissariat A L'energie Atomique|Process for transferring a thin film from an initial substrate onto a final substrate|
    US6294478B1|1996-02-28|2001-09-25|Canon Kabushiki Kaisha|Fabrication process for a semiconductor substrate|
    US5863832A|1996-06-28|1999-01-26|Intel Corporation|Capping layer in interconnect system and method for bonding the capping layer onto the interconnect system|
    US20040029358A1|2002-08-10|2004-02-12|Park Jea-Gun|Method of fabricating nano SOI wafer and nano SOI wafer fabricated by the same|US20030215990A1|2002-03-14|2003-11-20|Eugene Fitzgerald|Methods for fabricating strained layers on semiconductor substrates|
    US20040000268A1|1998-04-10|2004-01-01|Massachusetts Institute Of Technology|Etch stop layer system|
    US20040050483A1|2002-07-17|2004-03-18|Bruno Ghyselen|Method of fabricating substrates, in partictular for optics, electronics or optoelectronics|
    US20050029224A1|2001-04-13|2005-02-10|Bernard Aspar|Detachable substrate or detachable structure and method for the production thereof|
    US20080261379A1|2007-04-20|2008-10-23|Semiconductor Energy Laboratory Co., Ltd.|Method for manufacturing SOI substrate and semiconductor device|
    US20080290468A1|2007-05-25|2008-11-27|National Taiwan University|Structure of flexible electronics and optoelectronics|
    US20090075456A1|2007-09-14|2009-03-19|Semiconductor Energy Laboratory Co., Ltd.|Method for manufacturing SOI substrate and method for manufacturing semiconductor device|
    US20090142905A1|2007-12-03|2009-06-04|Semiconductor Energy Laboratory Co., Ltd.|Method for manufacturing soi substrate|
    US20090283868A1|2007-05-13|2009-11-19|International Business Machines Corporation|Structure Replication Through Ultra Thin Layer Transfer|
    US7838392B2|2002-06-07|2010-11-23|Taiwan Semiconductor Manufacturing Company, Ltd.|Methods for forming III-V semiconductor device structures|
    US7883994B2|1997-12-30|2011-02-08|Commissariat A L'energie Atomique|Process for the transfer of a thin film|
    US7927975B2|2009-02-04|2011-04-19|Micron Technology, Inc.|Semiconductor material manufacture|
    US7960248B2|2007-12-17|2011-06-14|Commissariat A L'energie Atomique|Method for transfer of a thin layer|
    US8048766B2|2003-06-24|2011-11-01|Commissariat A L'energie Atomique|Integrated circuit on high performance chip|
    US8142593B2|2005-08-16|2012-03-27|Commissariat A L'energie Atomique|Method of transferring a thin film onto a support|
    US8183627B2|2004-12-01|2012-05-22|Taiwan Semiconductor Manufacturing Company, Ltd.|Hybrid fin field-effect transistor structures and related methods|
    US8193069B2|2003-07-21|2012-06-05|Commissariat A L'energie Atomique|Stacked structure and production method thereof|
    US8252663B2|2009-06-18|2012-08-28|Commissariat A L'energie Atomique Et Aux Energies Alternatives|Method of transferring a thin layer onto a target substrate having a coefficient of thermal expansion different from that of the thin layer|
    US8309431B2|2003-10-28|2012-11-13|Commissariat A L'energie Atomique|Method for self-supported transfer of a fine layer by pulsation after implantation or co-implantation|
    US20130075868A1|2011-09-27|2013-03-28|Soitec|Methods of transferring layers of material in 3d integration processes and related structures and devices|
    US8664084B2|2005-09-28|2014-03-04|Commissariat A L'energie Atomique|Method for making a thin-film element|
    US8748292B2|2002-06-07|2014-06-10|Taiwan Semiconductor Manufacturing Company, Ltd.|Methods of forming strained-semiconductor-on-insulator device structures|
    US8778775B2|2006-12-19|2014-07-15|Commissariat A L'energie Atomique|Method for preparing thin GaN layers by implantation and recycling of a starting substrate|
    US8841742B2|2011-09-27|2014-09-23|Soitec|Low temperature layer transfer process using donor structure with material in recesses in transfer layer, semiconductor structures fabricated using such methods|
    US9481566B2|2012-07-31|2016-11-01|Soitec|Methods of forming semiconductor structures including MEMS devices and integrated circuits on opposing sides of substrates, and related structures and devices|US3915757A|1972-08-09|1975-10-28|Niels N Engel|Ion plating method and product therefrom|
    US3913520A|1972-08-14|1975-10-21|Precision Thin Film Corp|High vacuum deposition apparatus|
    US3993909A|1973-03-16|1976-11-23|U.S. Philips Corporation|Substrate holder for etching thin films|
    FR2245779B1|1973-09-28|1978-02-10|Cit Alcatel||
    US3901423A|1973-11-26|1975-08-26|Purdue Research Foundation|Method for fracturing crystalline materials|
    US4121334A|1974-12-17|1978-10-24|P. R. Mallory & Co. Inc.|Application of field-assisted bonding to the mass production of silicon type pressure transducers|
    US4170662A|1974-11-05|1979-10-09|Eastman Kodak Company|Plasma plating|
    US3957107A|1975-02-27|1976-05-18|The United States Of America As Represented By The Secretary Of The Air Force|Thermal switch|
    US4039416A|1975-04-21|1977-08-02|White Gerald W|Gasless ion plating|
    GB1542299A|1976-03-23|1979-03-14|Warner Lambert Co|Blade shields|
    US4028149A|1976-06-30|1977-06-07|Ibm Corporation|Process for forming monocrystalline silicon carbide on silicon substrates|
    US4074139A|1976-12-27|1978-02-14|Rca Corporation|Apparatus and method for maskless ion implantation|
    JPS62570B2|1977-02-23|1987-01-08|Hitachi Ltd||
    US4108751A|1977-06-06|1978-08-22|King William J|Ion beam implantation-sputtering|
    US4179324A|1977-11-28|1979-12-18|Spire Corporation|Process for fabricating thin film and glass sheet laminate|
    DE2849184A1|1978-11-13|1980-05-22|Bbc Brown Boveri & Cie|METHOD FOR PRODUCING A DISC-SHAPED SILICON SEMICONDUCTOR COMPONENT WITH NEGATIVE BEVELING|
    JPS55104057A|1979-02-02|1980-08-09|Hitachi Ltd|Ion implantation device|
    CH640886A5|1979-08-02|1984-01-31|Balzers Hochvakuum|METHOD FOR APPLYING HARD WEAR-RESISTANT COATS ON DOCKS.|
    US4244348A|1979-09-10|1981-01-13|Atlantic Richfield Company|Process for cleaving crystalline materials|
    FR2506344B2|1980-02-01|1986-07-11|Commissariat Energie Atomique|SEMICONDUCTOR DOPING PROCESS|
    FR2475068B1|1980-02-01|1986-05-16|Commissariat Energie Atomique|SEMICONDUCTOR DOPING PROCESS|
    US4342631A|1980-06-16|1982-08-03|Illinois Tool Works Inc.|Gasless ion plating process and apparatus|
    US4471003A|1980-11-25|1984-09-11|Cann Gordon L|Magnetoplasmadynamic apparatus and process for the separation and deposition of materials|
    FR2501727B1|1981-03-13|1983-06-03|Vide Traitement||
    US4361600A|1981-11-12|1982-11-30|General Electric Company|Method of making integrated circuits|
    US4412868A|1981-12-23|1983-11-01|General Electric Company|Method of making integrated circuits utilizing ion implantation and selective epitaxial growth|
    US4486247A|1982-06-21|1984-12-04|Westinghouse Electric Corp.|Wear resistant steel articles with carbon, oxygen and nitrogen implanted in the surface thereof|
    FR2529383B1|1982-06-24|1985-05-10|Commissariat Energie Atomique||
    JPS5954217A|1982-09-21|1984-03-29|Nec Corp|Manufacture of semiconductor substrate|
    FR2537768B1|1982-12-08|1985-02-08|Commissariat Energie Atomique||
    FR2537777B1|1982-12-10|1985-03-08|Commissariat Energie Atomique||
    DE3246480C2|1982-12-15|1989-05-24|Wacker-Chemitronic Gesellschaft Fuer Elektronik-Grundstoffe Mbh, 8263 Burghausen, De||
    US4500563A|1982-12-15|1985-02-19|Pacific Western Systems, Inc.|Independently variably controlled pulsed R.F. plasma chemical vapor processing|
    US4468309A|1983-04-22|1984-08-28|White Engineering Corporation|Method for resisting galling|
    GB2144343A|1983-08-02|1985-03-06|Standard Telephones Cables Ltd|Optical fibre manufacture|
    US4567505A|1983-10-27|1986-01-28|The Board Of Trustees Of The Leland Stanford Junior University|Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like|
    JPS6317243Y2|1983-11-24|1988-05-16|||
    SU1282757A1|1983-12-30|2000-06-27|Институт Ядерной Физики Ан Казсср|METHOD OF MANUFACTURING THIN SILICON PLATES|
    FR2558263B1|1984-01-12|1986-04-25|Commissariat Energie Atomique|DIRECTIVE ACCELEROMETER AND METHOD FOR MANUFACTURING IT WITH MICROLITHOGRAPHY|
    GB2155024A|1984-03-03|1985-09-18|Standard Telephones Cables Ltd|Surface treatment of plastics materials|
    FR2563377B1|1984-04-19|1987-01-23|Commissariat Energie Atomique|METHOD FOR MANUFACTURING AN INSULATING LAYER BURIED IN A SEMICONDUCTOR SUBSTRATE, BY ION IMPLANTATION|
    US4542863A|1984-07-23|1985-09-24|Larson Edwin L|Pipe-thread sealing tape reel with tape retarding element|
    US4566403A|1985-01-30|1986-01-28|Sovonics Solar Systems|Apparatus for microwave glow discharge deposition|
    US4837172A|1986-07-18|1989-06-06|Matsushita Electric Industrial Co., Ltd.|Method for removing impurities existing in semiconductor substrate|
    US4717683A|1986-09-23|1988-01-05|Motorola Inc.|CMOS process|
    US4764394A|1987-01-20|1988-08-16|Wisconsin Alumni Research Foundation|Method and apparatus for plasma source ion implantation|
    JPS63254762A|1987-04-13|1988-10-21|Nissan Motor Co Ltd|Cmos semiconductor device|
    US4847792A|1987-05-04|1989-07-11|Texas Instruments Incorporated|Process and apparatus for detecting aberrations in production process operations|
    SE458398B|1987-05-27|1989-03-20|H Biverot|LIGHT DETECTING AND LIGHTING DETERMINATION DEVICE|
    FR2616590B1|1987-06-15|1990-03-02|Commissariat Energie Atomique|METHOD FOR MANUFACTURING AN INSULATOR LAYER BURIED IN A SEMICONDUCTOR SUBSTRATE BY ION IMPLANTATION AND SEMICONDUCTOR STRUCTURE COMPRISING THIS LAYER|
    US4956698A|1987-07-29|1990-09-11|The United States Of America As Represented By The Department Of Commerce|Group III-V compound semiconductor device having p-region formed by Be and Group V ions|
    US4846928A|1987-08-04|1989-07-11|Texas Instruments, Incorporated|Process and apparatus for detecting aberrations in production process operations|
    US4887005A|1987-09-15|1989-12-12|Rough J Kirkwood H|Multiple electrode plasma reactor power distribution system|
    US5015353A|1987-09-30|1991-05-14|The United States Of America As Represented By The Secretary Of The Navy|Method for producing substoichiometric silicon nitride of preselected proportions|
    US5138422A|1987-10-27|1992-08-11|Nippondenso Co., Ltd.|Semiconductor device which includes multiple isolated semiconductor segments on one chip|
    GB8725497D0|1987-10-30|1987-12-02|Atomic Energy Authority Uk|Isolation of silicon|
    US5200805A|1987-12-28|1993-04-06|Hughes Aircraft Company|Silicon carbide:metal carbide alloy semiconductor and method of making the same|
    US4904610A|1988-01-27|1990-02-27|General Instrument Corporation|Wafer level process for fabricating passivated semiconductor devices|
    DE3803424C2|1988-02-05|1995-05-18|Gsf Forschungszentrum Umwelt|Method for the quantitative, depth-differential analysis of solid samples|
    JP2666945B2|1988-02-08|1997-10-22|株式会社東芝|Method for manufacturing semiconductor device|
    US4894709A|1988-03-09|1990-01-16|Massachusetts Institute Of Technology|Forced-convection, liquid-cooled, microchannel heat sinks|
    US4853250A|1988-05-11|1989-08-01|Universite De Sherbrooke|Process of depositing particulate material on a substrate|
    NL8802028A|1988-08-16|1990-03-16|Philips Nv|METHOD FOR MANUFACTURING AN APPARATUS|
    JP2670623B2|1988-09-19|1997-10-29|アネルバ株式会社|Microwave plasma processing equipment|
    US4952273A|1988-09-21|1990-08-28|Microscience, Inc.|Plasma generation in electron cyclotron resonance|
    US4996077A|1988-10-07|1991-02-26|Texas Instruments Incorporated|Distributed ECR remote plasma processing and apparatus|
    US4891329A|1988-11-29|1990-01-02|University Of North Carolina|Method of forming a nonsilicon semiconductor on insulator structure|
    JPH02302044A|1989-05-16|1990-12-14|Fujitsu Ltd|Manufacture of semiconductor device|
    US4929566A|1989-07-06|1990-05-29|Harris Corporation|Method of making dielectrically isolated integrated circuits using oxygen implantation and expitaxial growth|
    JPH0580133B2|1989-07-25|1993-11-08|Shinetsu Handotai Kk||
    US4948458A|1989-08-14|1990-08-14|Lam Research Corporation|Method and apparatus for producing magnetically-coupled planar plasma|
    US5036023A|1989-08-16|1991-07-30|At&T Bell Laboratories|Rapid thermal processing method of making a semiconductor device|
    US5013681A|1989-09-29|1991-05-07|The United States Of America As Represented By The Secretary Of The Navy|Method of producing a thin silicon-on-insulator layer|
    US5310446A|1990-01-10|1994-05-10|Ricoh Company, Ltd.|Method for producing semiconductor film|
    JPH0650738B2|1990-01-11|1994-06-29|株式会社東芝|Semiconductor device and manufacturing method thereof|
    US5034343A|1990-03-08|1991-07-23|Harris Corporation|Manufacturing ultra-thin wafer using a handle wafer|
    CN1018844B|1990-06-02|1992-10-28|中国科学院兰州化学物理研究所|Antirust dry film lubricant|
    JPH0719739B2|1990-09-10|1995-03-06|信越半導体株式会社|Bonded wafer manufacturing method|
    US5198371A|1990-09-24|1993-03-30|Biota Corp.|Method of making silicon material with enhanced surface mobility by hydrogen ion implantation|
    US5618739A|1990-11-15|1997-04-08|Seiko Instruments Inc.|Method of making light valve device using semiconductive composite substrate|
    GB2251546B|1991-01-11|1994-05-11|Philips Electronic Associated|An electrical kettle|
    US5300788A|1991-01-18|1994-04-05|Kopin Corporation|Light emitting diode bars and arrays and method of making same|
    JP2526317B2|1991-01-25|1996-08-21|日本電子ロック株式会社|Magnetic card lock|
    DE4106288C2|1991-02-28|2001-05-31|Bosch Gmbh Robert|Sensor for measuring pressures or accelerations|
    JP2812405B2|1991-03-15|1998-10-22|信越半導体株式会社|Semiconductor substrate manufacturing method|
    US5110748A|1991-03-28|1992-05-05|Honeywell Inc.|Method for fabricating high mobility thin film transistors as integrated drivers for active matrix display|
    US5442205A|1991-04-24|1995-08-15|At&T Corp.|Semiconductor heterostructure devices with strained semiconductor layers|
    US5256581A|1991-08-28|1993-10-26|Motorola, Inc.|Silicon film with improved thickness control|
    JP3250673B2|1992-01-31|2002-01-28|キヤノン株式会社|Semiconductor element substrate and method of manufacturing the same|
    JP3416163B2|1992-01-31|2003-06-16|キヤノン株式会社|Semiconductor substrate and manufacturing method thereof|
    JPH05235312A|1992-02-19|1993-09-10|Fujitsu Ltd|Semiconductor substrate and its manufacture|
    US5234535A|1992-12-10|1993-08-10|International Business Machines Corporation|Method of producing a thin silicon-on-insulator layer|
    US5400458A|1993-03-31|1995-03-28|Minnesota Mining And Manufacturing Company|Brush segment for industrial brushes|
    FR2715501B1|1994-01-26|1996-04-05|Commissariat Energie Atomique|Method for depositing semiconductor wafers on a support.|
    FR2715503B1|1994-01-26|1996-04-05|Commissariat Energie Atomique|Substrate for integrated components comprising a thin layer and its production method.|
    JPH0851103A|1994-08-08|1996-02-20|Fuji Electric Co Ltd|Method for forming thin film|
    US5524339A|1994-09-19|1996-06-11|Martin Marietta Corporation|Method for protecting gallium arsenide mmic air bridge structures|
    US5567654A|1994-09-28|1996-10-22|International Business Machines Corporation|Method and workpiece for connecting a thin layer to a monolithic electronic module's surface and associated module packaging|
    WO1996012050A1|1994-10-18|1996-04-25|Philips Electronics N.V.|Method of manufacturing a thin silicon-oxide layer|
    AT216802T|1994-12-12|2002-05-15|Advanced Micro Devices Inc|METHOD FOR PRODUCING BURNED OXIDE LAYERS|
    FR2748851B1|1996-05-15|1998-08-07|Commissariat Energie Atomique|PROCESS FOR PRODUCING A THIN FILM OF SEMICONDUCTOR MATERIAL|
    US5897331A|1996-11-08|1999-04-27|Midwest Research Institute|High efficiency low cost thin film silicon solar cell design and method for making|
    US6146979A|1997-05-12|2000-11-14|Silicon Genesis Corporation|Pressurized microbubble thin film separation process using a reusable substrate|
    FR2773261B1|1997-12-30|2000-01-28|Commissariat Energie Atomique|METHOD FOR THE TRANSFER OF A THIN FILM COMPRISING A STEP OF CREATING INCLUSIONS|
    FR2823596B1|2001-04-13|2004-08-20|Commissariat Energie Atomique|SUBSTRATE OR DISMOUNTABLE STRUCTURE AND METHOD OF MAKING SAME|
    FR2823599B1|2001-04-13|2004-12-17|Commissariat Energie Atomique|DEMOMTABLE SUBSTRATE WITH CONTROLLED MECHANICAL HOLDING AND METHOD OF MAKING|
    FR2830983B1|2001-10-11|2004-05-14|Commissariat Energie Atomique|METHOD FOR MANUFACTURING THIN FILMS CONTAINING MICROCOMPONENTS|
    FR2847075B1|2002-11-07|2005-02-18|Commissariat Energie Atomique|PROCESS FOR FORMING A FRAGILE ZONE IN A SUBSTRATE BY CO-IMPLANTATION|
    FR2848336B1|2002-12-09|2005-10-28|Commissariat Energie Atomique|METHOD FOR PRODUCING A STRESS STRUCTURE FOR DISSOCIATING|
    FR2850487B1|2002-12-24|2005-12-09|Commissariat Energie Atomique|PROCESS FOR PRODUCING MIXED SUBSTRATES AND STRUCTURE THUS OBTAINED|
    FR2856844B1|2003-06-24|2006-02-17|Commissariat Energie Atomique|HIGH PERFORMANCE CHIP INTEGRATED CIRCUIT|
    FR2857953B1|2003-07-21|2006-01-13|Commissariat Energie Atomique|STACKED STRUCTURE, AND METHOD FOR MANUFACTURING THE SAME|
    FR2861497B1|2003-10-28|2006-02-10|Soitec Silicon On Insulator|METHOD FOR CATASTROPHIC TRANSFER OF A FINE LAYER AFTER CO-IMPLANTATION|
    US7772087B2|2003-12-19|2010-08-10|Commissariat A L'energie Atomique|Method of catastrophic transfer of a thin film after co-implantation|
    FR2889887B1|2005-08-16|2007-11-09|Commissariat Energie Atomique|METHOD FOR DEFERING A THIN LAYER ON A SUPPORT|
    FR2891281B1|2005-09-28|2007-12-28|Commissariat Energie Atomique|METHOD FOR MANUFACTURING A THIN FILM ELEMENT|
    FR2899378B1|2006-03-29|2008-06-27|Commissariat Energie Atomique|METHOD FOR DETACHING A THIN FILM BY FUSION OF PRECIPITS|
    FR2910179B1|2006-12-19|2009-03-13|Commissariat Energie Atomique|METHOD FOR MANUFACTURING THIN LAYERS OF GaN BY IMPLANTATION AND RECYCLING OF A STARTING SUBSTRATE|
    FR2922359B1|2007-10-12|2009-12-18|Commissariat Energie Atomique|METHOD FOR MANUFACTURING A MICROELECTRONIC STRUCTURE INVOLVING MOLECULAR COLLAGE|
    FR2925221B1|2007-12-17|2010-02-19|Commissariat Energie Atomique|METHOD FOR TRANSFERRING A THIN LAYER|
    FR2947098A1|2009-06-18|2010-12-24|Commissariat Energie Atomique|METHOD OF TRANSFERRING A THIN LAYER TO A TARGET SUBSTRATE HAVING A THERMAL EXPANSION COEFFICIENT DIFFERENT FROM THAT OF THE THIN LAYER|
    JP5954217B2|2013-02-20|2016-07-20|日立化成株式会社|Lithium ion battery|TW374196B|1996-02-23|1999-11-11|Semiconductor Energy Lab Co Ltd|Semiconductor thin film and method for manufacturing the same and semiconductor device and method for manufacturing the same|
    FR2748851B1|1996-05-15|1998-08-07|Commissariat Energie Atomique|PROCESS FOR PRODUCING A THIN FILM OF SEMICONDUCTOR MATERIAL|
    US8367524B2|2005-03-29|2013-02-05|Sang-Yun Lee|Three-dimensional integrated circuit structure|
    US8058142B2|1996-11-04|2011-11-15|Besang Inc.|Bonded semiconductor structure and method of making the same|
    US20100133695A1|2003-01-12|2010-06-03|Sang-Yun Lee|Electronic circuit with embedded memory|
    FR2755537B1|1996-11-05|1999-03-05|Commissariat Energie Atomique|METHOD FOR MANUFACTURING A THIN FILM ON A SUPPORT AND STRUCTURE THUS OBTAINED|
    SG71094A1|1997-03-26|2000-03-21|Canon Kk|Thin film formation using laser beam heating to separate layers|
    US6033974A|1997-05-12|2000-03-07|Silicon Genesis Corporation|Method for controlled cleaving process|
    US6582999B2|1997-05-12|2003-06-24|Silicon Genesis Corporation|Controlled cleavage process using pressurized fluid|
    US6146979A|1997-05-12|2000-11-14|Silicon Genesis Corporation|Pressurized microbubble thin film separation process using a reusable substrate|
    US20070122997A1|1998-02-19|2007-05-31|Silicon Genesis Corporation|Controlled process and resulting device|
    EP0889505B1|1997-07-03|2005-06-08|STMicroelectronics S.r.l.|Process for cutting trenches in a single crystal substrate|
    US6548382B1|1997-07-18|2003-04-15|Silicon Genesis Corporation|Gettering technique for wafers made using a controlled cleaving process|
    US6534380B1|1997-07-18|2003-03-18|Denso Corporation|Semiconductor substrate and method of manufacturing the same|
    US6686623B2|1997-11-18|2004-02-03|Semiconductor Energy Laboratory Co., Ltd.|Nonvolatile memory and electronic apparatus|
    TW437078B|1998-02-18|2001-05-28|Canon Kk|Composite member, its separation method, and preparation method of semiconductor substrate by utilization thereof|
    JP2000012864A|1998-06-22|2000-01-14|Semiconductor Energy Lab Co Ltd|Manufacture of semiconductor device|
    US6054370A|1998-06-30|2000-04-25|Intel Corporation|Method of delaminating a pre-fabricated transistor layer from a substrate for placement on another wafer|
    JP3395661B2|1998-07-07|2003-04-14|信越半導体株式会社|Method for manufacturing SOI wafer|
    US6271101B1|1998-07-29|2001-08-07|Semiconductor Energy Laboratory Co., Ltd.|Process for production of SOI substrate and process for production of semiconductor device|
    DE19837944A1|1998-08-21|2000-02-24|Asea Brown Boveri|Method of manufacturing a semiconductor device|
    JP4476390B2|1998-09-04|2010-06-09|株式会社半導体エネルギー研究所|Method for manufacturing semiconductor device|
    FR2784795B1|1998-10-16|2000-12-01|Commissariat Energie Atomique|STRUCTURE COMPRISING A THIN LAYER OF MATERIAL COMPOSED OF CONDUCTIVE ZONES AND INSULATING ZONES AND METHOD FOR MANUFACTURING SUCH A STRUCTURE|
    FR2784794A1|1998-10-20|2000-04-21|Commissariat Energie Atomique|Electronic structure, especially an IC chip, has an insulating support formed by particle irradiation of a semiconductor wafer|
    DE19936941B4|1998-11-11|2008-11-06|Robert Bosch Gmbh|Method for producing thin layers, in particular thin-film solar cells, on a carrier substrate|
    US6555443B1|1998-11-11|2003-04-29|Robert Bosch Gmbh|Method for production of a thin film and a thin-film solar cell, in particular, on a carrier substrate|
    US20050124142A1|1998-12-31|2005-06-09|Bower Robert W.|Transposed split of ion cut materials|
    US6534381B2|1999-01-08|2003-03-18|Silicon Genesis Corporation|Method for fabricating multi-layered substrates|
    US6709955B2|2000-04-17|2004-03-23|Stmicroelectronics S.R.L.|Method of fabricating electronic devices integrated in semiconductor substrates provided with gettering sites, and a device fabricated by the method|
    US6355541B1|1999-04-21|2002-03-12|Lockheed Martin Energy Research Corporation|Method for transfer of thin-film of silicon carbide via implantation and wafer bonding|
    JP2001015721A|1999-04-30|2001-01-19|Canon Inc|Separation method of composite member and manufacture of thin film|
    US6162702A|1999-06-17|2000-12-19|Intersil Corporation|Self-supported ultra thin silicon wafer process|
    FR2795866B1|1999-06-30|2001-08-17|Commissariat Energie Atomique|METHOD FOR PRODUCING A THIN MEMBRANE AND MEMBRANE STRUCTURE THUS OBTAINED|
    FR2797347B1|1999-08-04|2001-11-23|Commissariat Energie Atomique|METHOD FOR TRANSFERRING A THIN FILM HAVING A SURFRAGILILIZATION STEP|
    EP1212787B1|1999-08-10|2014-10-08|Silicon Genesis Corporation|A cleaving process to fabricate multilayered substrates using low implantation doses|
    US6500732B1|1999-08-10|2002-12-31|Silicon Genesis Corporation|Cleaving process to fabricate multilayered substrates using low implantation doses|
    US6263941B1|1999-08-10|2001-07-24|Silicon Genesis Corporation|Nozzle for cleaving substrates|
    FR2797713B1|1999-08-20|2002-08-02|Soitec Silicon On Insulator|PROCESS FOR PROCESSING SUBSTRATES FOR MICROELECTRONICS AND SUBSTRATES OBTAINED BY THIS PROCESS|
    FR2802340B1|1999-12-13|2003-09-05|Commissariat Energie Atomique|STRUCTURE COMPRISING PHOTOVOLTAIC CELLS AND METHOD FOR PRODUCING THE SAME|
    JP2001189288A|1999-12-20|2001-07-10|Ind Technol Res Inst|Board-dicing method using ion implantation|
    US7427526B2|1999-12-20|2008-09-23|The Penn State Research Foundation|Deposited thin films and their use in separation and sacrificial layer applications|
    US6544862B1|2000-01-14|2003-04-08|Silicon Genesis Corporation|Particle distribution method and resulting structure for a layer transfer process|
    TW452866B|2000-02-25|2001-09-01|Lee Tien Hsi|Manufacturing method of thin film on a substrate|
    CN100337319C|2000-04-14|2007-09-12|S.O.I.Tec绝缘体上硅技术公司|Method for cutting out at least a thin layer in substrate or ingot, in particular made of semiconductor materials|
    FR2809867B1|2000-05-30|2003-10-24|Commissariat Energie Atomique|FRAGILE SUBSTRATE AND METHOD FOR MANUFACTURING SUCH SUBSTRATE|
    JP3580227B2|2000-06-21|2004-10-20|三菱住友シリコン株式会社|Composite substrate separation method and separation device|
    FR2811807B1|2000-07-12|2003-07-04|Commissariat Energie Atomique|METHOD OF CUTTING A BLOCK OF MATERIAL AND FORMING A THIN FILM|
    WO2002013342A2|2000-08-04|2002-02-14|Amberwave Systems Corporation|Silicon wafer with embedded optoelectronic material for monolithic oeic|
    JP2004507084A|2000-08-16|2004-03-04|マサチューセッツ　インスティテュート　オブ　テクノロジー|Manufacturing process of semiconductor products using graded epitaxial growth|
    FR2816445B1|2000-11-06|2003-07-25|Commissariat Energie Atomique|METHOD FOR MANUFACTURING A STACKED STRUCTURE COMPRISING A THIN LAYER ADHERING TO A TARGET SUBSTRATE|
    US8507361B2|2000-11-27|2013-08-13|Soitec|Fabrication of substrates with a useful layer of monocrystalline semiconductor material|
    JP3957038B2|2000-11-28|2007-08-08|シャープ株式会社|Semiconductor substrate and manufacturing method thereof|
    US7094667B1|2000-12-28|2006-08-22|Bower Robert W|Smooth thin film layers produced by low temperature hydrogen ion cut|
    FR2821697B1|2001-03-02|2004-06-25|Commissariat Energie Atomique|METHOD OF MANUFACTURING THIN LAYERS ON A SPECIFIC CARRIER AND AN APPLICATION|
    JP4749584B2|2001-03-30|2011-08-17|株式会社豊田中央研究所|Manufacturing method of semiconductor substrate|
    US6940089B2|2001-04-04|2005-09-06|Massachusetts Institute Of Technology|Semiconductor device structure|
    FR2823599B1|2001-04-13|2004-12-17|Commissariat Energie Atomique|DEMOMTABLE SUBSTRATE WITH CONTROLLED MECHANICAL HOLDING AND METHOD OF MAKING|
    US20050026432A1|2001-04-17|2005-02-03|Atwater Harry A.|Wafer bonded epitaxial templates for silicon heterostructures|
    US7238622B2|2001-04-17|2007-07-03|California Institute Of Technology|Wafer bonded virtual substrate and method for forming the same|
    EP1386349A1|2001-04-17|2004-02-04|California Institute Of Technology|A method of using a germanium layer transfer to si for photovoltaic applications and heterostructure made thereby|
    US7163826B2|2001-09-12|2007-01-16|Reveo, Inc|Method of fabricating multi layer devices on buried oxide layer substrates|
    US6875671B2|2001-09-12|2005-04-05|Reveo, Inc.|Method of fabricating vertical integrated circuits|
    US6956268B2|2001-05-18|2005-10-18|Reveo, Inc.|MEMS and method of manufacturing MEMS|
    US7045878B2|2001-05-18|2006-05-16|Reveo, Inc.|Selectively bonded thin film layer and substrate layer for processing of useful devices|
    US7033910B2|2001-09-12|2006-04-25|Reveo, Inc.|Method of fabricating multi layer MEMS and microfluidic devices|
    DE10131249A1|2001-06-28|2002-05-23|Wacker Siltronic Halbleitermat|Production of a film or a layer of semiconductor material comprises producing structures of repeating recesses on the surface of a semiconductor material|
    JP4102040B2|2001-07-31|2008-06-18|信越半導体株式会社|SOI wafer manufacturing method and wafer separation jig|
    FR2828762B1|2001-08-14|2003-12-05|Soitec Silicon On Insulator|METHOD FOR OBTAINING A THIN FILM OF A SEMICONDUCTOR MATERIAL SUPPORTING AT LEAST ONE ELECTRONIC COMPONENT AND / OR CIRCUIT|
    US6555451B1|2001-09-28|2003-04-29|The United States Of America As Represented By The Secretary Of The Navy|Method for making shallow diffusion junctions in semiconductors using elemental doping|
    FR2830983B1|2001-10-11|2004-05-14|Commissariat Energie Atomique|METHOD FOR MANUFACTURING THIN FILMS CONTAINING MICROCOMPONENTS|
    US6593212B1|2001-10-29|2003-07-15|The United States Of America As Represented By The Secretary Of The Navy|Method for making electro-optical devices using a hydrogenion splitting technique|
    AU2003205104A1|2002-01-11|2003-07-30|The Pennsylvania State University|Method of forming a removable support with a sacrificial layers and of transferring devices|
    US6562127B1|2002-01-16|2003-05-13|The United States Of America As Represented By The Secretary Of The Navy|Method of making mosaic array of thin semiconductor material of large substrates|
    FR2835097B1|2002-01-23|2005-10-14||OPTIMIZED METHOD FOR DEFERRING A THIN LAYER OF SILICON CARBIDE ON A RECEPTACLE SUBSTRATE|
    US6607969B1|2002-03-18|2003-08-19|The United States Of America As Represented By The Secretary Of The Navy|Method for making pyroelectric, electro-optical and decoupling capacitors using thin film transfer and hydrogen ion splitting techniques|
    FR2837981B1|2002-03-28|2005-01-07|Commissariat Energie Atomique|PROCESS FOR HANDLING SEMICONDUCTOR LAYERS FOR THEIR SLOWDOWN|
    US6767749B2|2002-04-22|2004-07-27|The United States Of America As Represented By The Secretary Of The Navy|Method for making piezoelectric resonator and surface acoustic wave device using hydrogen implant layer splitting|
    JP4277481B2|2002-05-08|2009-06-10|日本電気株式会社|Semiconductor substrate manufacturing method and semiconductor device manufacturing method|
    AU2003237399A1|2002-06-03|2003-12-19|Tien-Hsi Lee|Methods for transferring a layer onto a substrate|
    US7074623B2|2002-06-07|2006-07-11|Amberwave Systems Corporation|Methods of forming strained-semiconductor-on-insulator finFET device structures|
    US7307273B2|2002-06-07|2007-12-11|Amberwave Systems Corporation|Control of strain in device layers by selective relaxation|
    US7335545B2|2002-06-07|2008-02-26|Amberwave Systems Corporation|Control of strain in device layers by prevention of relaxation|
    FR2840731B3|2002-06-11|2004-07-30|Soitec Silicon On Insulator|METHOD FOR MANUFACTURING A SUBSTRATE HAVING A USEFUL LAYER OF SINGLE-CRYSTAL SEMICONDUCTOR MATERIAL OF IMPROVED PROPERTIES|
    US6979630B2|2002-08-08|2005-12-27|Isonics Corporation|Method and apparatus for transferring a thin layer of semiconductor material|
    US8187377B2|2002-10-04|2012-05-29|Silicon Genesis Corporation|Non-contact etch annealing of strained layers|
    AU2003282664A1|2002-10-04|2004-05-04|Silicon Genesis Corporation|Method for treating semiconductor material|
    FR2845518B1|2002-10-07|2005-10-14|Commissariat Energie Atomique|IMPLEMENTING A DEMONDABLE SEMICONDUCTOR SUBSTRATE AND OBTAINING A SEMICONDUCTOR ELEMENT|
    FR2845517B1|2002-10-07|2005-05-06|Commissariat Energie Atomique|IMPLEMENTING A DEMONDABLE SEMICONDUCTOR SUBSTRATE AND OBTAINING A SEMICONDUCTOR ELEMENT|
    JP4556158B2|2002-10-22|2010-10-06|株式会社Ｓｕｍｃｏ|Method for manufacturing bonded SOI substrate and semiconductor device|
    US7176108B2|2002-11-07|2007-02-13|Soitec Silicon On Insulator|Method of detaching a thin film at moderate temperature after co-implantation|
    FR2847075B1|2002-11-07|2005-02-18|Commissariat Energie Atomique|PROCESS FOR FORMING A FRAGILE ZONE IN A SUBSTRATE BY CO-IMPLANTATION|
    US7056815B1|2002-11-12|2006-06-06|The Regents Of The University Of Michigan|Narrow energy band gap gallium arsenide nitride semi-conductors and an ion-cut-synthesis method for producing the same|
    FR2848336B1|2002-12-09|2005-10-28|Commissariat Energie Atomique|METHOD FOR PRODUCING A STRESS STRUCTURE FOR DISSOCIATING|
    FR2850390B1|2003-01-24|2006-07-14|Soitec Silicon On Insulator|METHOD FOR REMOVING A PERIPHERAL GLUE ZONE WHEN MANUFACTURING A COMPOSITE SUBSTRATE|
    TW200500290A|2003-02-10|2005-01-01|Reveo Inc|Micro-nozzle, nano-nozzle, manufacturing methods therefor, applications therefor|
    US7122095B2|2003-03-14|2006-10-17|S.O.I.Tec Silicon On Insulator Technologies S.A.|Methods for forming an assembly for transfer of a useful layer|
    JP4509488B2|2003-04-02|2010-07-21|株式会社Ｓｕｍｃｏ|Manufacturing method of bonded substrate|
    EP1482548B1|2003-05-26|2016-04-13|Soitec|A method of manufacturing a wafer|
    US8018058B2|2004-06-21|2011-09-13|Besang Inc.|Semiconductor memory device|
    US20050280155A1|2004-06-21|2005-12-22|Sang-Yun Lee|Semiconductor bonding and layer transfer method|
    US7052941B2|2003-06-24|2006-05-30|Sang-Yun Lee|Method for making a three-dimensional integrated circuit structure|
    US8071438B2|2003-06-24|2011-12-06|Besang Inc.|Semiconductor circuit|
    FR2859312B1|2003-09-02|2006-02-17|Soitec Silicon On Insulator|MULTIFUNCTIONAL METAL SEAL|
    US8475693B2|2003-09-30|2013-07-02|Soitec|Methods of making substrate structures having a weakened intermediate layer|
    US7354815B2|2003-11-18|2008-04-08|Silicon Genesis Corporation|Method for fabricating semiconductor devices using strained silicon bearing material|
    US7772087B2|2003-12-19|2010-08-10|Commissariat A L'energie Atomique|Method of catastrophic transfer of a thin film after co-implantation|
    US6992025B2|2004-01-12|2006-01-31|Sharp Laboratories Of America, Inc.|Strained silicon on insulator from film transfer and relaxation by hydrogen implantation|
    EP1569263B1|2004-02-27|2011-11-23|OSRAM Opto Semiconductors GmbH|Method for joining two wafers|
    US7390724B2|2004-04-12|2008-06-24|Silicon Genesis Corporation|Method and system for lattice space engineering|
    US20080211061A1|2004-04-21|2008-09-04|California Institute Of Technology|Method For the Fabrication of GaAs/Si and Related Wafer Bonded Virtual Substrates|
    AT511210T|2004-06-10|2011-06-15|Soitec Silicon On Insulator|METHOD FOR MANUFACTURING A SOI WAFER|
    DE102004030612B3|2004-06-24|2006-04-20|Siltronic Ag|Semiconductor substrate and method for its production|
    US7094666B2|2004-07-29|2006-08-22|Silicon Genesis Corporation|Method and system for fabricating strained layers for the manufacture of integrated circuits|
    WO2006015185A2|2004-07-30|2006-02-09|Aonex Technologies, Inc.|GaInP/GaAs/Si TRIPLE JUNCTION SOLAR CELL ENABLED BY WAFER BONDING AND LAYER TRANSFER|
    US7439152B2|2004-08-27|2008-10-21|Micron Technology, Inc.|Methods of forming a plurality of capacitors|
    US7202124B2|2004-10-01|2007-04-10|Massachusetts Institute Of Technology|Strained gettering layers for semiconductor processes|
    US7846759B2|2004-10-21|2010-12-07|Aonex Technologies, Inc.|Multi-junction solar cells and methods of making same using layer transfer and bonding techniques|
    DE102004054564B4|2004-11-11|2008-11-27|Siltronic Ag|Semiconductor substrate and method for its production|
    US20060113603A1|2004-12-01|2006-06-01|Amberwave Systems Corporation|Hybrid semiconductor-on-insulator structures and related methods|
    US7344957B2|2005-01-19|2008-03-18|Texas Instruments Incorporated|SOI wafer with cooling channels and a method of manufacture thereof|
    US10374120B2|2005-02-18|2019-08-06|Koninklijke Philips N.V.|High efficiency solar cells utilizing wafer bonding and layer transfer to integrate non-lattice matched materials|
    EP1864317A1|2005-03-29|2007-12-12|S.O.I.Tec Silicon on Insulator Technologies|Hybrid fully soi-type multilayer structure|
    JP5364368B2|2005-04-21|2013-12-11|エイオーネックス・テクノロジーズ・インコーポレイテッド|Substrate manufacturing method|
    US20060240275A1|2005-04-25|2006-10-26|Gadkaree Kishor P|Flexible display substrates|
    WO2006117900A1|2005-04-26|2006-11-09|Sharp Kabushiki Kaisha|Process for producing semiconductor device and semiconductor device|
    FR2886051B1|2005-05-20|2007-08-10|Commissariat Energie Atomique|METHOD FOR DETACHING THIN FILM|
    US7674687B2|2005-07-27|2010-03-09|Silicon Genesis Corporation|Method and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving process|
    FR2894990B1|2005-12-21|2008-02-22|Soitec Silicon On Insulator|PROCESS FOR PRODUCING SUBSTRATES, IN PARTICULAR FOR OPTICS, ELECTRONICS OR OPTOELECTRONICS AND SUBSTRATE OBTAINED BY SAID PROCESS|
    JP5064695B2|2006-02-16|2012-10-31|信越化学工業株式会社|Manufacturing method of SOI substrate|
    FR2898431B1|2006-03-13|2008-07-25|Soitec Silicon On Insulator|METHOD FOR MANUFACTURING THIN FILM|
    FR2899378B1|2006-03-29|2008-06-27|Commissariat Energie Atomique|METHOD FOR DETACHING A THIN FILM BY FUSION OF PRECIPITS|
    US20070243703A1|2006-04-14|2007-10-18|Aonex Technololgies, Inc.|Processes and structures for epitaxial growth on laminate substrates|
    US8993410B2|2006-09-08|2015-03-31|Silicon Genesis Corporation|Substrate cleaving under controlled stress conditions|
    US7811900B2|2006-09-08|2010-10-12|Silicon Genesis Corporation|Method and structure for fabricating solar cells using a thick layer transfer process|
    WO2008058252A2|2006-11-08|2008-05-15|Silicon ChinaLimited|System and method for a photovoltaic structure|
    JP2008153411A|2006-12-18|2008-07-03|Shin Etsu Chem Co Ltd|Manufacturing method of soi substrate|
    FR2910702B1|2006-12-26|2009-04-03|Soitec Silicon On Insulator|METHOD FOR MANUFACTURING A MIXED SUBSTRATE|
    FR2914110B1|2007-03-20|2009-06-05|Soitec Silicon On Insulator|PROCESS FOR PRODUCING A HYBRID SUBSTRATE|
    WO2008123116A1|2007-03-26|2008-10-16|Semiconductor Energy Laboratory Co., Ltd.|Soi substrate and method for manufacturing soi substrate|
    WO2008123117A1|2007-03-26|2008-10-16|Semiconductor Energy Laboratory Co., Ltd.|Soi substrate and method for manufacturing soi substrate|
    WO2008132894A1|2007-04-13|2008-11-06|Semiconductor Energy Laboratory Co., Ltd.|Display device, method for manufacturing display device, and soi substrate|
    US7732301B1|2007-04-20|2010-06-08|Pinnington Thomas Henry|Bonded intermediate substrate and method of making same|
    US9059247B2|2007-05-18|2015-06-16|Semiconductor Energy Laboratory Co., Ltd.|Method for manufacturing SOI substrate and method for manufacturing semiconductor device|
    US20090278233A1|2007-07-26|2009-11-12|Pinnington Thomas Henry|Bonded intermediate substrate and method of making same|
    US8236668B2|2007-10-10|2012-08-07|Semiconductor Energy Laboratory Co., Ltd.|Method for manufacturing SOI substrate|
    FR2922359B1|2007-10-12|2009-12-18|Commissariat Energie Atomique|METHOD FOR MANUFACTURING A MICROELECTRONIC STRUCTURE INVOLVING MOLECULAR COLLAGE|
    FR2922681A1|2007-10-23|2009-04-24|Soitec Silicon On Insulator|METHOD FOR DETACHING A SUBSTRATE|
    JP5548351B2|2007-11-01|2014-07-16|株式会社半導体エネルギー研究所|Method for manufacturing semiconductor device|
    US20090124038A1|2007-11-14|2009-05-14|Mark Ewing Tuttle|Imager device, camera, and method of manufacturing a back side illuminated imager|
    US20090159111A1|2007-12-21|2009-06-25|The Woodside Group Pte. Ltd|Photovoltaic device having a textured metal silicide layer|
    US20090162966A1|2007-12-21|2009-06-25|The Woodside Group Pte Ltd|Structure and method of formation of a solar cell|
    US8129613B2|2008-02-05|2012-03-06|Twin Creeks Technologies, Inc.|Photovoltaic cell comprising a thin lamina having low base resistivity and method of making|
    US8481845B2|2008-02-05|2013-07-09|Gtat Corporation|Method to form a photovoltaic cell comprising a thin lamina|
    US8563352B2|2008-02-05|2013-10-22|Gtat Corporation|Creation and translation of low-relief texture for a photovoltaic cell|
    US20090212397A1|2008-02-22|2009-08-27|Mark Ewing Tuttle|Ultrathin integrated circuit and method of manufacturing an ultrathin integrated circuit|
    FR2930072B1|2008-04-15|2010-08-20|Commissariat Energie Atomique|METHOD OF TRANSFERRING A THIN LAYER BY PROTONIC EXCHANGE|
    US7749884B2|2008-05-06|2010-07-06|Astrowatt, Inc.|Method of forming an electronic device using a separation-enhancing species|
    US9362439B2|2008-05-07|2016-06-07|Silicon Genesis Corporation|Layer transfer of films utilizing controlled shear region|
    KR20110028278A|2008-05-17|2011-03-17|애스트로와트, 인코포레이티드|Method of forming an electronic device using a separation technique|
    US8431966B2|2008-05-21|2013-04-30|Nxp B.V.|Method of manufacturing a bipolar transistor semiconductor device and semiconductor devices obtained thereby|
    US8501522B2|2008-05-30|2013-08-06|Gtat Corporation|Intermetal stack for use in a photovoltaic cell|
    US8207590B2|2008-07-03|2012-06-26|Samsung Electronics Co., Ltd.|Image sensor, substrate for the same, image sensing device including the image sensor, and associated methods|
    US7902091B2|2008-08-13|2011-03-08|Varian Semiconductor Equipment Associates, Inc.|Cleaving of substrates|
    US8330126B2|2008-08-25|2012-12-11|Silicon Genesis Corporation|Race track configuration and method for wafering silicon solar substrates|
    JP5567569B2|2008-08-27|2014-08-06|ソイテック|Method of manufacturing a semiconductor structure or semiconductor device using a layer of semiconductor material having a selected or controlled lattice constant|
    US8293619B2|2008-08-28|2012-10-23|Silicon Genesis Corporation|Layer transfer of films utilizing controlled propagation|
    US8815618B2|2008-08-29|2014-08-26|Tsmc Solid State Lighting Ltd.|Light-emitting diode on a conductive substrate|
    FR2935535B1|2008-09-02|2010-12-10|S O I Tec Silicon On Insulator Tech|METHOD FOR JOINT DETOURING.|
    EP2329517A1|2008-09-24|2011-06-08|S.O.I.Tec Silicon on Insulator Technologies|Methods of forming relaxed layers of semiconductor materials, semiconductor structures, devices and engineered substrates including same|
    EP2345060B1|2008-10-30|2013-12-04|Soitec|Methods of forming layers of semiconductor material having reduced lattice strain and engineered substrates including same|
    FR2942073B1|2009-02-10|2011-04-29|Soitec Silicon On Insulator|METHOD FOR MAKING A LAYER OF CAVITIES|
    US8405420B2|2009-04-14|2013-03-26|Monolithic 3D Inc.|System comprising a semiconductor device and structure|
    US11107721B2|2010-11-18|2021-08-31|Monolithic 3D Inc.|3D semiconductor device and structure with NAND logic|
    US8754533B2|2009-04-14|2014-06-17|Monolithic 3D Inc.|Monolithic three-dimensional semiconductor device and structure|
    US9577642B2|2009-04-14|2017-02-21|Monolithic 3D Inc.|Method to form a 3D semiconductor device|
    US11094576B1|2010-11-18|2021-08-17|Monolithic 3D Inc.|Methods for producing a 3D semiconductor memory device and structure|
    US8273610B2|2010-11-18|2012-09-25|Monolithic 3D Inc.|Method of constructing a semiconductor device and structure|
    US8395191B2|2009-10-12|2013-03-12|Monolithic 3D Inc.|Semiconductor device and structure|
    US9099526B2|2010-02-16|2015-08-04|Monolithic 3D Inc.|Integrated circuit device and structure|
    US7986042B2|2009-04-14|2011-07-26|Monolithic 3D Inc.|Method for fabrication of a semiconductor device and structure|
    US10910364B2|2009-10-12|2021-02-02|Monolitaic 3D Inc.|3D semiconductor device|
    US8058137B1|2009-04-14|2011-11-15|Monolithic 3D Inc.|Method for fabrication of a semiconductor device and structure|
    US11121021B2|2010-11-18|2021-09-14|Monolithic 3D Inc.|3D semiconductor device and structure|
    US11164770B1|2010-11-18|2021-11-02|Monolithic 3D Inc.|Method for producing a 3D semiconductor memory device and structure|
    US10366970B2|2009-10-12|2019-07-30|Monolithic 3D Inc.|3D semiconductor device and structure|
    US8362482B2|2009-04-14|2013-01-29|Monolithic 3D Inc.|Semiconductor device and structure|
    US8373439B2|2009-04-14|2013-02-12|Monolithic 3D Inc.|3D semiconductor device|
    US8642416B2|2010-07-30|2014-02-04|Monolithic 3D Inc.|Method of forming three dimensional integrated circuit devices using layer transfer technique|
    US8492886B2|2010-02-16|2013-07-23|Monolithic 3D Inc|3D integrated circuit with logic|
    US10043781B2|2009-10-12|2018-08-07|Monolithic 3D Inc.|3D semiconductor device and structure|
    US10497713B2|2010-11-18|2019-12-03|Monolithic 3D Inc.|3D semiconductor memory device and structure|
    US8294159B2|2009-10-12|2012-10-23|Monolithic 3D Inc.|Method for fabrication of a semiconductor device and structure|
    US11018042B1|2010-11-18|2021-05-25|Monolithic 3D Inc.|3D semiconductor memory device and structure|
    US8427200B2|2009-04-14|2013-04-23|Monolithic 3D Inc.|3D semiconductor device|
    US10354995B2|2009-10-12|2019-07-16|Monolithic 3D Inc.|Semiconductor memory device and structure|
    US8384426B2|2009-04-14|2013-02-26|Monolithic 3D Inc.|Semiconductor device and structure|
    US10388863B2|2009-10-12|2019-08-20|Monolithic 3D Inc.|3D memory device and structure|
    US8378715B2|2009-04-14|2013-02-19|Monolithic 3D Inc.|Method to construct systems|
    US11211279B2|2010-11-18|2021-12-28|Monolithic 3D Inc.|Method for processing a 3D integrated circuit and structure|
    US9509313B2|2009-04-14|2016-11-29|Monolithic 3D Inc.|3D semiconductor device|
    US20110031997A1|2009-04-14|2011-02-10|NuPGA Corporation|Method for fabrication of a semiconductor device and structure|
    US11031275B2|2010-11-18|2021-06-08|Monolithic 3D Inc.|3D semiconductor device and structure with memory|
    US9711407B2|2009-04-14|2017-07-18|Monolithic 3D Inc.|Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer|
    US10157909B2|2009-10-12|2018-12-18|Monolithic 3D Inc.|3D semiconductor device and structure|
    US8669778B1|2009-04-14|2014-03-11|Monolithic 3D Inc.|Method for design and manufacturing of a 3D semiconductor device|
    US11004719B1|2010-11-18|2021-05-11|Monolithic 3D Inc.|Methods for producing a 3D semiconductor memory device and structure|
    US11018133B2|2009-10-12|2021-05-25|Monolithic 3D Inc.|3D integrated circuit|
    US8329557B2|2009-05-13|2012-12-11|Silicon Genesis Corporation|Techniques for forming thin films by implantation with reduced channeling|
    US8703521B2|2009-06-09|2014-04-22|International Business Machines Corporation|Multijunction photovoltaic cell fabrication|
    US20100310775A1|2009-06-09|2010-12-09|International Business Machines Corporation|Spalling for a Semiconductor Substrate|
    US20110048517A1|2009-06-09|2011-03-03|International Business Machines Corporation|Multijunction Photovoltaic Cell Fabrication|
    US8633097B2|2009-06-09|2014-01-21|International Business Machines Corporation|Single-junction photovoltaic cell|
    US8802477B2|2009-06-09|2014-08-12|International Business Machines Corporation|Heterojunction III-V photovoltaic cell fabrication|
    US7807570B1|2009-06-11|2010-10-05|International Business Machines Corporation|Local metallization and use thereof in semiconductor devices|
    WO2011011764A2|2009-07-23|2011-01-27|Gigasi Solar, Inc.|Systems, methods and materials involving crystallization of substrates using a seed layer, as well as products produced by such processes|
    US8361890B2|2009-07-28|2013-01-29|Gigasi Solar, Inc.|Systems, methods and materials including crystallization of substrates via sub-melt laser anneal, as well as products produced by such processes|
    US8148237B2|2009-08-07|2012-04-03|Varian Semiconductor Equipment Associates, Inc.|Pressurized treatment of substrates to enhance cleaving process|
    US8629436B2|2009-08-14|2014-01-14|Gigasi Solar, Inc.|Backside only contact thin-film solar cells and devices, systems and methods of fabricating same, and products produced by processes thereof|
    FR2949606B1|2009-08-26|2011-10-28|Commissariat Energie Atomique|METHOD FOR FRACTURE DETACHMENT OF A THIN SILICON FILM USING A TRIPLE IMPLANTATION|
    US20110073175A1|2009-09-29|2011-03-31|Twin Creeks Technologies, Inc.|Photovoltaic cell comprising a thin lamina having emitter formed at light-facing and back surfaces|
    US8049104B2|2009-09-30|2011-11-01|Twin Creek Technologies, Inc.|Intermetal stack for use in a photovoltaic cell|
    SG2014014146A|2009-11-18|2014-07-30|Soitec Silicon On Insulator|Methods of fabricating semiconductor structures and devices using glass bonding layers, and semiconductor structures and devices formed by such methods|
    WO2011066485A2|2009-11-25|2011-06-03|Gigasi Solar, Inc.|Systems, methods and products including features of laser irradiation and/or cleaving of silicon with other substrates or layers|
    US20110143506A1|2009-12-10|2011-06-16|Sang-Yun Lee|Method for fabricating a semiconductor memory device|
    US8298908B2|2010-02-11|2012-10-30|International Business Machines Corporation|Structure and method for forming isolation and buried plate for trench capacitor|
    US8349626B2|2010-03-23|2013-01-08|Gtat Corporation|Creation of low-relief texture for a photovoltaic cell|
    JP2011216543A|2010-03-31|2011-10-27|Ube Industries Ltd|Light emitting diode, substrate for light emitting diode used therein, and method of manufacturing the same|
    JP2011228650A|2010-03-31|2011-11-10|Semiconductor Energy Lab Co Ltd|Method for manufacturing semiconductor substrate, and method for manufacturing semiconductor device|
    FR2961515B1|2010-06-22|2012-08-24|Commissariat Energie Atomique|METHOD FOR PRODUCING A MONOCRYSTALLINE SILICON THIN LAYER ON A POLYMER LAYER|
    FR2961948B1|2010-06-23|2012-08-03|Soitec Silicon On Insulator|PROCESS FOR TREATING A COMPOUND MATERIAL PART|
    KR101134819B1|2010-07-02|2012-04-13|이상윤|Method for fabricating semiconductor memory|
    US10388568B2|2011-06-28|2019-08-20|Monolithic 3D Inc.|3D semiconductor device and system|
    US9953925B2|2011-06-28|2018-04-24|Monolithic 3D Inc.|Semiconductor system and device|
    US9219005B2|2011-06-28|2015-12-22|Monolithic 3D Inc.|Semiconductor system and device|
    US10217667B2|2011-06-28|2019-02-26|Monolithic 3D Inc.|3D semiconductor device, fabrication method and system|
    JP5917036B2|2010-08-05|2016-05-11|株式会社半導体エネルギー研究所|Method for manufacturing SOI substrate|
    US8461035B1|2010-09-30|2013-06-11|Monolithic 3D Inc.|Method for fabrication of a semiconductor device and structure|
    US8258810B2|2010-09-30|2012-09-04|Monolithic 3D Inc.|3D semiconductor device|
    US8026521B1|2010-10-11|2011-09-27|Monolithic 3D Inc.|Semiconductor device and structure|
    US11024673B1|2010-10-11|2021-06-01|Monolithic 3D Inc.|3D semiconductor device and structure|
    US11158674B2|2010-10-11|2021-10-26|Monolithic 3D Inc.|Method to produce a 3D semiconductor device and structure|
    US11227897B2|2010-10-11|2022-01-18|Monolithic 3D Inc.|Method for producing a 3D semiconductor memory device and structure|
    US8114757B1|2010-10-11|2012-02-14|Monolithic 3D Inc.|Semiconductor device and structure|
    US11018191B1|2010-10-11|2021-05-25|Monolithic 3D Inc.|3D semiconductor device and structure|
    US10896931B1|2010-10-11|2021-01-19|Monolithic 3D Inc.|3D semiconductor device and structure|
    US10290682B2|2010-10-11|2019-05-14|Monolithic 3D Inc.|3D IC semiconductor device and structure with stacked memory|
    US8379458B1|2010-10-13|2013-02-19|Monolithic 3D Inc.|Semiconductor device and structure|
    US8283215B2|2010-10-13|2012-10-09|Monolithic 3D Inc.|Semiconductor and optoelectronic devices|
    US10679977B2|2010-10-13|2020-06-09|Monolithic 3D Inc.|3D microdisplay device and structure|
    US10833108B2|2010-10-13|2020-11-10|Monolithic 3D Inc.|3D microdisplay device and structure|
    US11043523B1|2010-10-13|2021-06-22|Monolithic 3D Inc.|Multilevel semiconductor device and structure with image sensors|
    US11133344B2|2010-10-13|2021-09-28|Monolithic 3D Inc.|Multilevel semiconductor device and structure with image sensors|
    US11164898B2|2010-10-13|2021-11-02|Monolithic 3D Inc.|Multilevel semiconductor device and structure|
    US10998374B1|2010-10-13|2021-05-04|Monolithic 3D Inc.|Multilevel semiconductor device and structure|
    US8476145B2|2010-10-13|2013-07-02|Monolithic 3D Inc.|Method of fabricating a semiconductor device and structure|
    US8362800B2|2010-10-13|2013-01-29|Monolithic 3D Inc.|3D semiconductor device including field repairable logics|
    US8163581B1|2010-10-13|2012-04-24|Monolith IC 3D|Semiconductor and optoelectronic devices|
    US10943934B2|2010-10-13|2021-03-09|Monolithic 3D Inc.|Multilevel semiconductor device and structure|
    US11063071B1|2010-10-13|2021-07-13|Monolithic 3D Inc.|Multilevel semiconductor device and structure with waveguides|
    US11163112B2|2010-10-13|2021-11-02|Monolithic 3D Inc.|Multilevel semiconductor device and structure with electromagnetic modulators|
    US8373230B1|2010-10-13|2013-02-12|Monolithic 3D Inc.|Method for fabrication of a semiconductor device and structure|
    US10978501B1|2010-10-13|2021-04-13|Monolithic 3D Inc.|Multilevel semiconductor device and structure with waveguides|
    US8536023B2|2010-11-22|2013-09-17|Monolithic 3D Inc.|Method of manufacturing a semiconductor device and structure|
    US8541819B1|2010-12-09|2013-09-24|Monolithic 3D Inc.|Semiconductor device and structure|
    US8637383B2|2010-12-23|2014-01-28|Soitec|Strain relaxation using metal materials and related structures|
    US9099424B1|2012-08-10|2015-08-04|Monolithic 3D Inc.|Semiconductor system, device and structure with heat removal|
    US8298875B1|2011-03-06|2012-10-30|Monolithic 3D Inc.|Method for fabrication of a semiconductor device and structure|
    US8901613B2|2011-03-06|2014-12-02|Monolithic 3D Inc.|Semiconductor device and structure for heat removal|
    US8975670B2|2011-03-06|2015-03-10|Monolithic 3D Inc.|Semiconductor device and structure for heat removal|
    US8450804B2|2011-03-06|2013-05-28|Monolithic 3D Inc.|Semiconductor device and structure for heat removal|
    US8581349B1|2011-05-02|2013-11-12|Monolithic 3D Inc.|3D memory semiconductor device and structure|
    FR2978600B1|2011-07-25|2014-02-07|Soitec Silicon On Insulator|METHOD AND DEVICE FOR MANUFACTURING LAYER OF SEMICONDUCTOR MATERIAL|
    TWI573198B|2011-09-27|2017-03-01|索泰克公司|Methods of transferring layers of material in 3d integration processes and related structures and devices|
    US8687399B2|2011-10-02|2014-04-01|Monolithic 3D Inc.|Semiconductor device and structure|
    US9197804B1|2011-10-14|2015-11-24|Monolithic 3D Inc.|Semiconductor and optoelectronic devices|
    US9029173B2|2011-10-18|2015-05-12|Monolithic 3D Inc.|Method for fabrication of a semiconductor device and structure|
    FR2984597B1|2011-12-20|2016-07-29|Commissariat Energie Atomique|FABRICATION OF A SOFT STRUCTURE BY LAYER TRANSFER|
    KR20140140053A|2012-02-26|2014-12-08|솔렉셀, 인크.|Systems and methods for laser splitting and device layer transfer|
    US9000557B2|2012-03-17|2015-04-07|Zvi Or-Bach|Semiconductor device and structure|
    US10600888B2|2012-04-09|2020-03-24|Monolithic 3D Inc.|3D semiconductor device|
    US8557632B1|2012-04-09|2013-10-15|Monolithic 3D Inc.|Method for fabrication of a semiconductor device and structure|
    US11088050B2|2012-04-09|2021-08-10|Monolithic 3D Inc.|3D semiconductor device with isolation layers|
    US11164811B2|2012-04-09|2021-11-02|Monolithic 3D Inc.|3D semiconductor device with isolation layers and oxide-to-oxide bonding|
    US8686428B1|2012-11-16|2014-04-01|Monolithic 3D Inc.|Semiconductor device and structure|
    US8574929B1|2012-11-16|2013-11-05|Monolithic 3D Inc.|Method to form a 3D semiconductor device and structure|
    US8742476B1|2012-11-27|2014-06-03|Monolithic 3D Inc.|Semiconductor device and structure|
    US8674470B1|2012-12-22|2014-03-18|Monolithic 3D Inc.|Semiconductor device and structure|
    US11018116B2|2012-12-22|2021-05-25|Monolithic 3D Inc.|Method to form a 3D semiconductor device and structure|
    US11217565B2|2012-12-22|2022-01-04|Monolithic 3D Inc.|Method to form a 3D semiconductor device and structure|
    US11063024B1|2012-12-22|2021-07-13|Monlithic 3D Inc.|Method to form a 3D semiconductor device and structure|
    US9281233B2|2012-12-28|2016-03-08|Sunedison Semiconductor Limited|Method for low temperature layer transfer in the preparation of multilayer semiconductor devices|
    US9871034B1|2012-12-29|2018-01-16|Monolithic 3D Inc.|Semiconductor device and structure|
    US10892169B2|2012-12-29|2021-01-12|Monolithic 3D Inc.|3D semiconductor device and structure|
    US10651054B2|2012-12-29|2020-05-12|Monolithic 3D Inc.|3D semiconductor device and structure|
    US10115663B2|2012-12-29|2018-10-30|Monolithic 3D Inc.|3D semiconductor device and structure|
    US10903089B1|2012-12-29|2021-01-26|Monolithic 3D Inc.|3D semiconductor device and structure|
    US11004694B1|2012-12-29|2021-05-11|Monolithic 3D Inc.|3D semiconductor device and structure|
    US10600657B2|2012-12-29|2020-03-24|Monolithic 3D Inc|3D semiconductor device and structure|
    US11087995B1|2012-12-29|2021-08-10|Monolithic 3D Inc.|3D semiconductor device and structure|
    US9385058B1|2012-12-29|2016-07-05|Monolithic 3D Inc.|Semiconductor device and structure|
    US11177140B2|2012-12-29|2021-11-16|Monolithic 3D Inc.|3D semiconductor device and structure|
    US10325651B2|2013-03-11|2019-06-18|Monolithic 3D Inc.|3D semiconductor device with stacked memory|
    US8902663B1|2013-03-11|2014-12-02|Monolithic 3D Inc.|Method of maintaining a memory state|
    US11031394B1|2014-01-28|2021-06-08|Monolithic 3D Inc.|3D semiconductor device and structure|
    US8994404B1|2013-03-12|2015-03-31|Monolithic 3D Inc.|Semiconductor device and structure|
    US11107808B1|2014-01-28|2021-08-31|Monolithic 3D Inc.|3D semiconductor device and structure|
    US10224279B2|2013-03-15|2019-03-05|Monolithic 3D Inc.|Semiconductor device and structure|
    US9117749B1|2013-03-15|2015-08-25|Monolithic 3D Inc.|Semiconductor device and structure|
    US11030371B2|2013-04-15|2021-06-08|Monolithic 3D Inc.|Automation for monolithic 3D devices|
    US9021414B1|2013-04-15|2015-04-28|Monolithic 3D Inc.|Automation for monolithic 3D devices|
    US9627287B2|2013-10-18|2017-04-18|Infineon Technologies Ag|Thinning in package using separation structure as stop|
    WO2015069452A1|2013-11-05|2015-05-14|Applied Materials, Inc.|Methods and apparatus for thin-film substrate formation|
    JP6131179B2|2013-12-06|2017-05-17|信越半導体株式会社|Manufacturing method of bonded SOI wafer|
    US10840239B2|2014-08-26|2020-11-17|Monolithic 3D Inc.|3D semiconductor device and structure|
    US11088130B2|2014-01-28|2021-08-10|Monolithic 3D Inc.|3D semiconductor device and structure|
    US10068795B2|2014-02-07|2018-09-04|Globalwafers Co., Ltd.|Methods for preparing layered semiconductor structures|
    US10297586B2|2015-03-09|2019-05-21|Monolithic 3D Inc.|Methods for processing a 3D semiconductor device|
    US11056468B1|2015-04-19|2021-07-06|Monolithic 3D Inc.|3D semiconductor device and structure|
    US10381328B2|2015-04-19|2019-08-13|Monolithic 3D Inc.|Semiconductor device and structure|
    US10825779B2|2015-04-19|2020-11-03|Monolithic 3D Inc.|3D semiconductor device and structure|
    US11011507B1|2015-04-19|2021-05-18|Monolithic 3D Inc.|3D semiconductor device and structure|
    CN106548972B|2015-09-18|2019-02-26|胡兵|A method of bulk semiconductor substrate is separated with functional layer thereon|
    DE112016004265T5|2015-09-21|2018-06-07|Monolithic 3D Inc.|3D SEMICONDUCTOR DEVICE AND STRUCTURE|
    US10522225B1|2015-10-02|2019-12-31|Monolithic 3D Inc.|Semiconductor device with non-volatile memory|
    US11114464B2|2015-10-24|2021-09-07|Monolithic 3D Inc.|3D semiconductor device and structure|
    US10418369B2|2015-10-24|2019-09-17|Monolithic 3D Inc.|Multi-level semiconductor memory device and structure|
    US10847540B2|2015-10-24|2020-11-24|Monolithic 3D Inc.|3D semiconductor memory device and structure|
    US11114427B2|2015-11-07|2021-09-07|Monolithic 3D Inc.|3D semiconductor processor and memory device and structure|
    FR3051971B1|2016-05-30|2019-12-13|Soitec|METHOD FOR MANUFACTURING A SEMICONDUCTOR STRUCTURE INCLUDING AN INTERPOSER|
    FR3074960B1|2017-12-07|2019-12-06|Soitec|METHOD FOR TRANSFERRING A LAYER USING A REMOVABLE STRUCTURE|
    US11158652B1|2019-04-08|2021-10-26|Monolithic 3D Inc.|3D memory semiconductor devices and structures|
    US11018156B2|2019-04-08|2021-05-25|Monolithic 3D Inc.|3D memory semiconductor devices and structures|
    US10892016B1|2019-04-08|2021-01-12|Monolithic 3D Inc.|3D memory semiconductor devices and structures|
    KR102271268B1|2019-09-20|2021-06-30|재단법인대구경북과학기술원|Manufacturing method for electronic device|
    FR3108439A1|2020-03-23|2021-09-24|Soitec|MANUFACTURING PROCESS OF A STACKED STRUCTURE|
    FR3109016A1|2020-04-01|2021-10-08|Soitec|DISMOUNTABLE STRUCTURE AND TRANSFER PROCESS OF A LAYER IMPLEMENTING THE SAID DISMOUNTABLE STRUCTURE|
    法律状态:
    2004-10-07| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2008-04-28| FPAY| Fee payment|Year of fee payment: 4 |
    2008-05-05| REMI| Maintenance fee reminder mailed|
    2012-03-17| FPAY| Fee payment|Year of fee payment: 8 |
    2016-03-22| FPAY| Fee payment|Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    FR9606086||1996-05-15||
    FR9606086A|FR2748851B1|1996-05-15|1996-05-15|PROCESS FOR PRODUCING A THIN FILM OF SEMICONDUCTOR MATERIAL|
    US08/856,275|US6020252A|1996-05-15|1997-05-14|Method of producing a thin layer of semiconductor material|
    US09/299,683|US6225192B1|1996-05-15|1999-04-26|Method of producing a thin layer of semiconductor material|
    US09/777,516|US6809009B2|1996-05-15|2001-02-06|Method of producing a thin layer of semiconductor material|US09/777,516| US6809009B2|1996-05-15|2001-02-06|Method of producing a thin layer of semiconductor material|
    US10/784,601| US7067396B2|1996-05-15|2004-02-23|Method of producing a thin layer of semiconductor material|
    US11/327,906| US7498234B2|1996-05-15|2006-01-09|Method of producing a thin layer of semiconductor material|
    US12/334,086| US8101503B2|1996-05-15|2008-12-12|Method of producing a thin layer of semiconductor material|
    US13/305,339| US20120133028A1|1996-05-15|2011-11-28|Method of producing a thin layer of semiconductor material|
    [返回顶部]